			P	ART A: Int	roduction		
Prograi	n: Cer	tificate	Class:	B.Sc.	Year: I Yea	r Se	ssion: 2021-22
			Sub	ject: Compu	ter Science		
1.	Cour	se Code		S1-COSC	Г		
2.	Course Title		Computer System Architecture (Paper 1)				
3.	Course Type (Core Course/Elective/Generic Elective/ Vocational			Core Course			
4.	Pre-Requisite (if any)			100	is course, a stud ths in 12 <sup>th</sup> class	dent must have ha	d the subject
5.	Course Learning Outcomes(CLO)		<ol> <li>On completion of this course, learners will be able to:         <ol> <li>Understand the basic structure, operation and characteristics of digital computer.</li> <li>Be able to design simple combinational digital circuits based on given parameters.</li> <li>Familiarity with working of arithmetic and logic unit as well as the concept of pipelining.</li> <li>Know about hierarchical memory system including cache memories and virtual memory.</li> <li>Understand concept and advantages of parallelism, threading, multiprocessors and multicore processors.</li> <li>Know the contributions of Indians in the field of computer architecture and related technologies.</li> </ol> </li> </ol>				
6.		t Value		Theory – 4		1	" "
7.	Total	Marks	"Fattall"	Max. Mark		Min. Passing M	larks: 33
			Annual School Services		of the Course		
		No. of L			week): 2 Hrs.	per week	
N# 1	1		Tota		ures: 60 Hrs.		NI. CI
Mod	uie		.:_:4 I T	Topics	N-4- T C	1	No. of Lectures
1		Fundamentals of Digital Electronics: Data Types, Complements, Fixed-Point Representation, Floating-Point Representation, Binary and other Codes, Error Detection Codes.  Logic Gates, Boolean Algebra, Map Simplification, Combinational Circuits, Sequential Circuits, simple combinational circuit design problems.  Circuits- Adder- Subtractor, Multiplexer, Demultiplexer, Decoders, Encoders Flip - Flops, Registers, Counters.			10		



II	Basic Computer Organization: Instruction codes, Computer Registers,	10
	Computer Instructions, Timing & Control, Instruction Cycles, Memory	
	Reference Instruction, Input - Output & Interrupts, Complete Computer	
	Description & Design of Basic Computer.	
III	Instructions - Instruction formats, Addressing modes, Instruction codes,	10
	Machine language, Assembly language.	
	Register Transfer and Micro operations - Register Transfer Language,	
	Register Transfer, Bus & Memory Transfer, Arithmetic Micro-	
	operations, Logic Micro-operations, Shift Micro-operations.	
IV	Processor and Control Unit - Hardwired vs. Micro programmed	10
	Control Unit, General Register Organization, Stack Organization,	
	Instruction Format, Data Transfer & Manipulation, Program Control,	
	Introductory concept of RISC, CISC, advantages and disadvantages of	
	both.	
	Pipelining – concept of pipelining, introduction to Pipelined data path	
	and control – Handling Data hazards & Control hazards.	10
V	Memory and I/O Systems - Peripheral Devices, I/O Interface,	10
	Data Transfer Schemes - Program Control, Interrupt, DMA Transfer.	
	I/O Processor.	
	Memory Hierarchy, Processor vs. Memory Speed, High-Speed	
	Memories, Main memory, Auxiliary memory, Cache Memory,	
	Associative Memory, Interleaving, Virtual Memory, Memory	
	Management.	0
VI	Parallelism – meaning, types of parallelism, introduction to Instruction-	8
	level-parallelism, Parallel processing challenges, Applications.	
	Flynn's classification – Introduction to SISD, SIMD, MISD, MIMD	
	Hardware multithreading – Introduction, types, advantages and	
	applications.	
	Multicore processors – Introduction, advantages, difference from	0
VIII	multiprocessor.	2
VII	Indian contribution to the field – Contributions of reputed scientists of Indian origin - like - Dr. Vinod Dham – Father of Intel Pentium	
	Processor, Dr. Ajay Bhat – Co-Inventor of USB Technology, Dr. Vinod	
	Khosla- co-founder of Sun Microsystems, Dr. Vijay P Bhatkar - architect	
	of India's national initiative in supercomputing, and many others.	
	Parallel Computing projects of India – PARAM, ANUPAM,	
	FLOSOLVER, CHIPPS etc. Other relevant contributors and	
	contributions.	



**Keywords/Tags:** Digital Electronics, Logic Gates, Circuits, Instruction formats, Addressing Modes, Parallelism, Pipelining, Memory Hierarchy, Multicore, Multithreading, SISD, SIMD, MISD, MIMD, PARAM, ANUPAM, FLOSOLVER, CHIPPS

### **PART C: Learning Resources**

### Textbooks, Reference Books, Other Resources

# **Suggested Readings:**

- M.Morris Mano, "Computer System Architecture", PHI.
- Heuring Jordan, "Computer System Design & Architecture" (A.W.L.)
- William Stalling, "Computer Organization & Architecture", Pearson Education Asia.
- V. Carl Hamacher, "Computer Organization", TMH
- · Tannenbaum, "Structured Computer Organization", PHI.

## Suggestive digital platform web links:

https://www.youtube.com/watch?v=4TzMyXmzL8M

https://nptel.ac.in/courses/106/106/106106166/

https://nptel.ac.in/courses/106/106/106106134/

### Suggested equivalent online courses

https://nptel.ac.in/courses/106/105/106105163/

PART D: Assessment and Evaluation					
Internal Assessment: Co Comprehensive Evaluation Shall be based on allotted Tests. The marks shall be	n (CCE) : <b>25 Marks</b> assignments and Class	External Assessment: University Exam (UE): 75 Marks Time: 02.00 Hours			
Assessment and presentation of assignment	10 Marks	Section (A): Three Very Short Questions (50 Words Each)	03 x 03 = 09 Marks <b>OR</b>		
Class Test I ( Objective Questions)	5 Marks	OR Nine MCQ Questions	09 x 01 = 09 Marks		
Class Test II (Descriptive Questions)	5 Marks	Section (B): Four Short Questions (200 Words	04 x 09 = 36 Marks		
Class Test III ( Based on solving circuit design problems)	5 Marks	Each)  Section (C): Two Long Questions (500 Words Each)	02 x 15 = 30 Marks		
Total	25 Marks	Total	75 Marks		

Any remarks/suggestions: Learnings in the course should be emphasised more on practical aspects and real world problems and their solutions.

Abhilasha Kumar

		P	ART A: Int	roduction		
Program: Certificate Class:			B.Sc.	Year: I Yea	ır	Session: <b>2021-22</b>
		Sub	ject: Compu	iter Science		
1.	Course Code		S1-COSC	P		
2.	<ol> <li>Course Title</li> <li>Course Type (Core</li> <li>Course/Elective/Generic Elective/ Vocational</li> </ol>		Computer (Paper 1	Architecture	Lab	
3.			Core Cour	·se	ĕ	
4.	Pre-Requisite (if any)		To study this course, a student must have had Physics/Maths in 12 <sup>th</sup> class.			had the subject
5.	5. Course Learning Outcomes(CLO)		<ol> <li>On completion of this course, learners will be able to:         <ol> <li>Realization of the basic logic and universal gates.</li> <li>Verify the behavior of logic gates using truth tables.</li> <li>Implement Binary-to -Gray, Gray-to -Binary code conversions</li> </ol> </li> <li>Design half and full adder circuit using basic gates.</li> </ol> <li>Design and construct flip flops and verify the excitation tables.</li>			
6.	Credit Value		The HEL	- 2 Credits		
7.	Total Marks		Max. Mark	s: 25+75	Min. Passing	g Marks: 33
		PART	B: Conten	t of the Course	e	
	No. of Lab	. Practica	als (in hours	per week): 2 H	Irs. per week	
		То	tal No. of La	bs: O Trans	30Ha	
	- 1115	Sugges	stive list of P	racticals		No. of Labs.
	<ol> <li>To study basic g</li> <li>To convert a giv</li> <li>To study and ver</li> <li>To study half ad</li> <li>To study Full Ac</li> <li>To realize basic and NOR).</li> <li>To verify truth to table.</li> <li>To design and contable.</li> </ol>	en binary rify NAN der using dder using gates (A) able of 4- onstruct F	number to O D as University basic gates a g basic gates ND, OR, NO Obit adder usi RS flip Flop	Gray code using land verify its to and verify its to and verify its to T) from University IC 7483.	g IC 7486. IC 7400. ruth table. truth table. ersal gates (NAN	
	10. To verify DeMo	rgan's Tl	heorem.			



**Keywords/Tags:** Digital Electronics, Logic Gates, AND, OR, NOT, IC 7486, IC 7400, NAND, NOR, IC 7483, Circuits, Flip Flop, DeMorgan's Theorem

### **PART C: Learning Resources**

### Textbooks, Reference Books, Other Resources

#### Suggested Readings:

- M.Morris Mano, "Computer System Architecture", PHI.
- Heuring Jordan, "Computer System Design & Architecture" (A.W.L.)
- William Stalling, "Computer Organization & Architecture", Pearson Education Asia.
- V. Carl Hamacher, "Computer Organization", TMH
- Tannenbaum, "Structured Computer Organization", PHI.

#### Suggestive digital platform web links:

https://www.youtube.com/watch?v=4TzMyXmzL8M

https://nptel.ac.in/courses/106/106/106106166/

https://nptel.ac.in/courses/106/106/106106134/

### Suggested equivalent online courses

https://nptel.ac.in/courses/106/105/106105163/

PART D: Assessment and Evaluatio	n

Internal Assessment : Continuous	External Assessment: University Exam (UE): 75
Comprehensive Evaluation (CCE): 25 Marks	Marks
	Time . 02 00 House

		1 ime : 02.00 Hours		
Internal Assessment	Marks	External Assessment	Marks	
Hands-on Lab Practice	5 Marks	Practical record file	10 Marks	
Lab Test from practical list & internal viva	12 Marks	Viva voce on practical	15 Marks	
Assignments (Charts/ Model/ Seminar / Rural Service/ Technology Dissemination/ Report of Excursion/ Lab Visits/ Survey / Industrial visit)	8 Marks	Table works/ Experiments	50 Marks	
Total	25 Marks	Total	75 Marks	

Any remarks/suggestions: Learnings in the course should be emphasised more on real world problems and their solutions.

Abhilasha Kumar